

**AMENDMENTS TO THE CLAIMS**

The following listing of claims replaces all prior versions and listings of claims in the above-referenced application:

1           1.       (Canceled)

1           2.       (Currently amended)     An integrated circuit, comprising:  
2           a scan path having an input and an output;  
3           an input/output (I/O) [a] pin coupled to the input and the output of the scan  
4           path, wherein the I/O pin inputs scan test data to the scan path at a first test time  
5           responsive to an input enable control signal; and  
6           wherein the I/O pin outputs scan test data from the scan path at a second test  
7           time.

1           3.       (Previously presented)     An integrated circuit, comprising:  
2           a first scan path;  
3           a second scan path;  
4           a first I/O pin inputting input scan test data to an input of the first scan path at  
5           a first test time and outputting output scan test data from an output of the second scan  
6           path at a second test time responsive to a first input enable control signal; and  
7           a second I/O pin inputting input scan test data to an input of the second scan  
8           path at the first test time and outputting output scan test data from an output of the  
9           first scan path at the second test time responsive to a second input enable control  
10          signal.

1           4.       (Previously presented)     The integrated circuit of claim 3, wherein at  
2           least one of the first scan path and the second scan path further comprises a series of  
3           scan paths.

1           5.       (Previously presented)     The integrated circuit of claim 2, wherein  
2           the scan path comprises a series of scan paths.

1       6. (Previously presented) The integrated circuit of claim 2, further  
2 comprising functional circuitry, wherein the scan path interacts with the functional  
3 circuitry.

1       7. (Currently amended) The integrated circuit of claim 2, further  
2 comprising functional circuitry, wherein:

3           the ~~first~~ I/O pin inputs functional test data to the functional circuitry at a third  
4 test time; and

5           the ~~first~~ I/O pin outputs functional test data from the functional circuitry  
6 responsive to an output enable control signal at a fourth test time.

1       8.-11. (Canceled)

1       12. (Currently amended) An integrated circuit, comprising:  
2           a functional circuit producing functional output;  
3           an I/O pin that acts as an input at a first time and as an output at a second time,  
4 the I/O pin having a respective scan path that produces scan output;  
5           an I/O circuitry, comprising:

6               an input buffer responsive to an input enable control signal and  
7 coupled to (1) the I/O pin to receive an input signal and to (2) the functional circuit  
8 to provide the input signal;

9               a virtual pin output buffer responsive to a virtual pin enable control  
10 signal coupled to the I/O pin to provide output; and

11               a virtual pin multiplexer coupled to (1) the functional circuit to receive  
12 the functional output and (2) the scan path to receive the scan output, the virtual pin  
13 multiplexer providing a virtual pin multiplexer output; and

14               a virtual pin flip-flop coupled to (1) the virtual pin multiplexer to  
15 receive the virtual pin multiplexer output, the virtual pin flip-flop holding the received  
16 data for a clock cycle.

1           13. (Previously presented) The integrated circuit of claim 12, further  
2 comprising:

3                 a number of scan paths;  
4                 the same number of I/O pins; and  
5                 the same number of I/O circuitries, wherein the same number of virtual pin  
6 flip-flops forms at least one register.

1           14. (Previously presented) The integrated circuit of claim 13, wherein:  
2                 each virtual pin flip-flop further comprises:

3                 a compact control signal;  
4                 an output data signal; and  
5                 an and-gate receiving the compact-control signal and the output-data  
6 signal to eliminate don't-care data; and  
7                 the register is a compaction register.

1           15. (Previously presented) The integrated circuit of claim 13, wherein:  
2                 each I/O circuitry further comprises:

3                 a reseed multiplexer receiving (1) the scan output from the scan path  
4 and (2) scan input derived from the input buffer, the reseed multiplexer providing the  
5 scan output or the scan input to the virtual pin multiplexer; and  
6                 a reseed control signal controlling the reseed multiplexer; and the  
7 register is a reseed register.

1           16. (Previously presented) The integrated circuit of claim 13, wherein:  
2                 each I/O circuitry further comprises:

3                 an XOR-gate coupled to receive a linear feedback shift register (LFSR)  
4 input and a LFSR feedback, the XOR-gate providing an XOR-gate output;  
5                 a reseed multiplexer coupled to receive (1) the XOR-gate output and  
6 (2) scan input, the reseed multiplexer providing a reseed multiplexer output;  
7                 a reseed flip-flop coupled to receive the reseed multiplexer output, the  
8 reseed flip-flop providing a reseed flip-flop output; and

9                   an input multiplexer coupled to receive the input signal and the reseed  
10          flip-flop output, the input multiplexer generating the scan input.

1                 17. (Previously presented) The integrated circuit of claim 13, further  
2          comprising a second number of flip-flops that form a compaction register, wherein:  
3                 the integrated circuit performs reseeding and compaction at the same time.

1                 18. (Previously presented) The integrated circuit of claim 17, wherein  
2          the compaction register is read serially.

1                 19. (Currently amended) A method, comprising:  
2                 inputting scan data to an I/O pin during a first time;  
3                 processing the scan data in a respective scan path to produce scan output data  
4          in response to an input enable control signal and a mode control signal; and  
5                 outputting scan output data to the I/O pin at a second time in response to an  
6          output enable control signal.

1                 20. (Previously presented) The method of claim 19, further comprising:  
2                 multiplexing output data and scan output data; and  
3                 storing the output data or the scan output data in a flip-flop during the first  
4          time.

1                 21. (Previously presented) The method of claim 20, further comprising:  
2                 connecting a number of flip-flops associated with I/O pins; and  
3                 forming a register for performing a reseed test.

1                 22. (Previously presented) The method of claim 21, wherein forming a  
2          register further comprises:  
3                 sending a compact control signal;  
4                 and-gating the compact control signal with the output data;  
5                 eliminating the don't care data; and  
6                 performing compaction.

1           23. (Previously presented) The method of claim 21, wherein forming a  
2 register further comprises:

3           sending a reseed control signal to a reseed multiplexer;  
4           multiplexing functional output data and scan input data; and  
5           performing the reseed test.

1           24. (Previously presented) The method of claim 23, wherein  
2 multiplexing further comprises:

3           receiving gated input from a linear feedback shift register; and  
4           performing a linear feedback shift register reseed test.

1           25. (Previously presented) The method of claim 19, wherein the first  
2 time and the second time occur during the same clock cycle.

1           26. (Previously presented) The integrated circuit of claim 12 further  
2 comprising:

3           an output buffer coupled to (1) the functional circuit to receive the functional  
4           output and (2) the I/O pin to provide the functional output.